RISC-V

RISC-V is an open standard instruction set architecture based on reduced instruction set principles. It defines a base instruction set with optional extensions for different processor needs.

Instruction set architecture: An abstract specification of the instructions, registers, and execution behavior visible to software. RISC-V specifies the software-visible contract implemented by compatible processors.
RISC-V instruction formats: The bit layouts used to encode RISC-V instructions and their operands. These formats make the base instructions regular while accommodating several operation types.
Berkeley RISC: A series of reduced-instruction-set processor projects developed at the University of California, Berkeley. RISC-V grew from Berkeley's earlier work on reduced-instruction-set processor design.
RISC-V microcontroller: A microcontroller built around a processor core implementing the RISC-V architecture. Small RISC-V cores can run control software in embedded devices.
ARM architecture: A family of instruction set architectures developed by Arm and widely used in mobile and embedded processors. ARM is a major alternative ISA with a different licensing and governance model.
RISC: A processor design approach emphasizing a relatively small set of simple instructions. RISC-V takes its name and design principles from this approach.
RISC-V registers: The architectural registers exposed by RISC-V, including integer and optional floating-point registers. Instructions operate on this defined register state.
David Patterson: An American computer architect known for influential work on RISC processors and computer architecture. Patterson helped lead the Berkeley research that produced RISC-V.
RISC-V Linux: Linux software ported to run on processors implementing RISC-V. Linux support demonstrates that RISC-V can host a general-purpose operating system.
x86-64: The 64-bit extension of the x86 instruction set architecture used in many personal computers and servers. x86-64 contrasts with RISC-V's newer, openly specified instruction-set design.

Linked from 9 pages