Linked from

The 6 pages that link to Clock-domain crossing, each with the reason it gives.

• Field-programmable gate arrayRelated: FPGA designs often combine independently clocked blocks, making safe signal transfer necessary.

• Clock signalRelated: Independent clocks require explicit methods to avoid unreliable data capture.

• Clock generatorRelated: Multiple generated clock domains require safe mechanisms for passing data between them.